open_project block
set_top BlockFrequency
add_files block.cpp
add_files -tb block_tb.cpp
open_solution solution1
set_part xc7z010clg400-1
create_clock -period 10 -name default
csim_design
csynth_design
cosim_design
exit
